SYSTEM AND METHOD FOR THE HANDLING OF SYSTEM MANAGEMENT INTERRUPTS IN A MULTIPROCESSOR COMPUTER SYSTEM

Inventors:

Tuyet-Huong Thi Nguyen
1700 Hackney Cove
Austin, Texas 78727

George Mathew
11505 Leon Grande Cove
Austin, Texas 78759

Wai-ming Richard Chan
8105 Wolf Jaw Cove
Austin, Texas 78729

Mukund P. Khatri
2504 Emmett Parkway
Austin, Texas 78728

HOU03:740696.2

1

SYSTEM AND METHOD FOR THE HANDLING OF SYSTEM MANAGEMENT INTERRUPTS IN A MULTIPROCESSOR COMPUTER SYSTEM

TECHNICAL FIELD OF THE INVENTION

The present disclosure relates generally to computer systems and, more particularly, to a system and method for managing system management interrupts in a multiprocessor computer system.

BACKGROUND OF THE INVENTION

A computer system generally includes various system components that are coupled together using one or more interconnected buses. As an example, a computer system may include a processor that is coupled to a processor bus or host bus. In the case of multiprocessor computer systems, two or more processors may be coupled to the processor bus. Also coupled to the processor bus are a memory controller bridge, which couples the processor bus to system memory, and a PCI bridge, which couples the processor bus to the PCI bus of the computer system. An expansion bridge, sometimes referred to as a south bridge, couples the PCI bus to an expansion bus, such as the ISA bus. The south bridge also serves as a connection point for USB devices and an IDE bus and typically includes an interrupt controller. Memory and expansion devices may be coupled along the PCI bus and the expansion bus.

The processor architecture of a computer system will typically support several types of interrupts. An interrupt is a notification given to the processor that causes the processor to halt the execution of operating code and handle an operating condition that has arisen in the system or in one of the system's external devices. As an example, when a key is pressed on the keyboard, an interrupt is passed to the processor from the peripheral controller asking that the processor stop its current execution stream and receive data from the peripheral controller. Another type of interrupt is a system

management interrupt (SMI). A system management interrupt is issued by the expansion bridge or south bridge.

Among other uses, system management interrupts have been used as a power management tool. In portable computer systems, battery life is finite. In many portable computer systems, when there has been no system activity for a defined period of time, a portable computer system may place itself in a reduced power state. When a key on the keyboard is pressed or the mouse is moved, a system management interrupt is issued, instructing the processor that an event has occurred that should cause the computer to exit the reduced power state. System management interrupts may also be initiated through software. These types of interrupts are often referred to as software system management interrupts. As an example, an application executing on the processor can include a piece of code that will cause the processor to write to a particular I/O port of the PCI bridge or the expansion bridge that will in turn cause the PCI bridge or the expansion bridge to issue a system management interrupt. Thus, by executing software that includes an instruction calling for a write to a specific I/O port of the chip set, a software system management interrupt is generated. Causing a system management interrupt to issue through a software instruction is advantageous in that the system management interrupt places the processor in a state in which it is able to operate independently of the operating system, thereby allowing the processor to conduct operations that are not governed by the operating system.

When a system management interrupt is issued to the processor, the processor enters system management mode. In a multiple processor environment, because every processor receives the system management interrupt, each of the processors of the computer system will enter system management mode. As part of system management mode, each processor of the system is allocated a memory block of RAM. This memory space is known as system management RAM, or SMRAM. Upon entering system management mode, each processor saves the contents of its registers to its SMRAM space. In addition to the contents of each processor's registers, the contents of SMRAM will also include the operating code used by each processor's SMI handler.

Placing the processor in system management mode frees the process from the exclusive control of the operating system. Because the processor is able to operate independently of the operating

system, privileged level functions of the processor, including some memory and I/O functions, are no longer under the exclusive control of the operating system. As a result, some processor level functions can be manipulated by the application program by invoking the processor's system management mode and the routines of the SMI handler of the processor. Parameters for the SMI routines are passed from

5   the application program to the SMI handler of the processor by saving the parameters to the registers of the processor. In the case of a single processor computer system, the application program will save the SMI routine parameters to one or more of the processor registers of the processor. The processor will next execute a command supplied by the application program that causes the processor to write to the SMI initiator I/O port of the chip set. The chip set will issue a system management interrupt, causing

10   the processor to enter system management mode and save the contents of its registers to the processor's SMRAM space. The processor's SMI handler is then initiated and, using the SMI parameters that were saved to the processor's SMRAM space, executes the functions called for by the interrupt.

A difficulty arises, however, in the case of multiprocessor systems. If an application program attempts to pass parameters to the SMI handler using the registers of a processor, it is not a

15   certainty that the processor that is executing the application will be the processor selected for the handling of the system management interrupt. For example, if parameters are passed in the registers of the first processor, the register contents will be saved to the SMRAM space of the first processor. If a second processor, however, is selected for the handling of the system management interrupt, the second processor will look to its SMRAM space for the passed parameters. The parameters retrieved by the

20   SMI handler in this case will be spurious and the SMI handler will likely not reach the result intended by the application program that caused the issuance of the system management interrupt.

4

SUMMARY OF THE INVENTION

In accordance with the present disclosure, a method and system is provided for handling system management interrupts in a multiprocessor computer system. A processor may execute an instruction that initiates a software system management interrupt. In one embodiment of the present

5   invention, a processor may write to a specific port of the chip set of the computer system. The chip set may then issue a system management interrupt, causing all of the processors of the system to enter system management mode. The processor that issued the instruction writes a SMI signature to a predefined register. Upon entering system management mode, the contents of the registers of each of the processors are saved to a memory location. The memory location is partitioned such that each

10   processor has a defined memory space for storage of its register contents. The processor that is selected to handle the system management interrupt scans the memory location for the SMI signature. Upon locating the SMI signature, the processor selected to handle the system management interrupt receives parameters for the system management interrupt from the memory space of the processor associated with the SMI signature. In this manner, the processor that has been selected to handle the system

15   management interrupt can identify the processor that caused the issuance of the system management interrupt and receive parameters passed in the registers of the SMI-initiating processor.

The system management interrupt handling technique disclosed herein is advantageous in that in multiprocessor systems, parameters may be passed to interrupt handlers through the registers of a processor without regard to the identity of the processor that is designated as handling the system

20   management interrupt. Therefore, any processor seeking to perform a function outside of the control of the operating system, can cause the issuance of a system management interrupt and pass to the SMI handler the necessary parameters even if the SMI-initiating processor is not the processor later selected for the handling of the system management interrupt. This technique thus removes the potential disconnect inherent in all multiprocessor systems in which a processor is able to issue a software SMI,

25   but, because of uncertainty concerning the processor that is to actually handle the system management interrupt, no parameters may be passed to the SMI handler. According to the presently disclosed

methods, parameters may be passed to the SMI handler regardless of its location among the processors of the computer system.

Another technical advantage of the present disclosure is a method for handling system management interrupts in multiprocessor systems in which only one or a subset of the processors includes an SMI handler. The processors that do not include an SMI handler can pass parameters to a processor that includes an SMI handler. The parameters of a processor that does not include an SMI handler are passed through the processor's SMRAM memory space. The processor designated for handling the system management interrupt reads in these parameters from the SMRAM space once it has located the SMI signature saved to the SMRAM space by the processor initiating the system management interrupt. Other technical advantages will be apparent to those of ordinary skill in the art in view of the following specification, claims, and drawings.

6

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present embodiments and advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein:

5   Figure 1 is a diagram of the architecture of a multiprocessor computer system;

Figure 2 is a flow diagram of the process of handling a software system management interrupt; and

Figure 3 is a diagram of the system management RAM memory space.

DETAILED DESCRIPTION OF THE INVENTION

The present disclosure concerns a method and system for managing the handling of system management interrupts in a multiprocessor computer system. The method and system described herein is especially applicable in multiprocessor computer systems in those instances in which an application stores data to a register of a processor and then issues an instruction that causes the initiation of a software system management interrupt.

Shown in Figure 1 is a schematic block diagram of a computer system, which is indicated generally at 10. Computer system 10 is a multiprocessor computer system and includes processors 12a, 12b, 12c, and 12d, each of which is coupled to host bus 14. Also coupled to host bus 14 is a memory controller and PCI bridge 16, which is also coupled to system memory 18 and a PCI bus 20. Coupled to PCI bus 20 are a number of PCI devices 30. Coupled to PCI bus 20 is an expansion bus bridge 22, which is coupled to expansion bus 24. As is common in some modern computer systems, expansion bus 24 may be an ISA bus, and expansion bridge 22 may be a PCI/ISA bridge. As an alternative, expansion bus 24 and expansion bridge 22 may operate according to another suitable expansion bus standard. Coupled to expansion bus 24 are a BIOS ROM 26, nonvolatile memory 28, and a number of ISA or expansion devices 27. Nonvolatile memory 28 may be an NVRAM or a CMOS memory.

Shown in Figure 2 is a flow diagram of the process of handling a software SMI of the present disclosure. Prior to issuing a software SMI, at step 40, the application program that is being run on one of the processors 12 performs a parameter passing function by writing the parameters of the SMI to one or more of the registers of the processor. At step 42, the application program writes a unique software SMI signature to a register of the processor that is currently running the application program. At step 44, the processor issues the software instruction that causes the initiation of the system management interrupt. In most instances, the software instruction executed by the processor is a write to a defined I/O port of the chip set, specifically a write to an I/O port of the PCI bridge 16 or the expansion bridge or south bridge 22. At step 46, the chip set receives the I/O write that was initiated by one of the processor and initiates the system management interrupt. In the system diagram of Figure 1, the ISA or expansion bridge 22 is shown as logically coupled to each of processors 12 for the delivery

8

of the system management interrupt to each of processors 12. In summary, the application program that

is being executed by a processor of the computer system may include an instruction that when executed

by the processor causes the processor to write to a port of the chip set that in turn causes the chip set to

issue a software SMI, causing all of the processor of the system to enter system management mode (step

5   48).

The system management interrupt is delivered by expansion bridge 22 to each of the

processors 12. At step 50, the processor context of each processor, *i.e.*, the content of each processor's

registers, is saved to each processor's respective SMRAM space. The processor that has been designated

as the SMI handler scans at step 52 the SMRAM space of each processor, searching for the software SMI

10 signature. The processor not selected for handling the SMI will cycle until the handling of the SMI is

complete. Shown in Figure 3 is a diagram of the SMRAM memory space 78 for a computer system

having four processors. Processor 12a, 12b, 12c, and 12d are allocated SMRAM memory spaces 80, 82,

84, and 86, respectively. In one example, processor 12b is the processor that issued the software

instruction that caused the issuance of the software SMI. The software SMI signature is saved to the

15 SMRAM space 82 associated with processor 12b. In this example, processor 12c has been selected as

the processor whose SMI handler will address the software SMI. Once processor 12c locates the

software SMI signature 88, which in this example is in the SMRAM space 82 associated with processor

12b, the SMI handler of processor 12c uses the parameters that have been passed to the SMRAM that

includes software SMI signature. The parameter passing step 54 of Figure 2 is accomplished through

20 the SMRAM space of the processor that caused the initiation of the software SMI, without regard to the

processor that is selected by the BIOS of the computer system to handle the software SMI.

In some cases, only one of the processors of a multiprocessor system is designated as

being the processor that handles all system management interrupts. In this scenario, only one processor

of the computer system, the SMI processor, will include a SMI handler and the responsibility for

25 handling all system management interrupts will be passed to this processor. The disclosed method of

parameter passing and initiation of software system management interrupts in multiprocessor systems

is advantageous in those computer systems in which only one of the system processor is designated to

handle all system management interrupts. Regardless of the processor identity of the processor that caused the issuance of the software SMI, the system management interrupt can be handled through the single processor of the computer system that includes the SMI handler.

The present disclosure describes a method for handling parameter passing for software system management interrupts in multiprocessor computer systems. By implementing the system of the present disclosure in multiprocessor systems, a software SMI can be issued and the parameters of the SMI can be passed without regard to the selection of a particular processor for the handling of the software system management interrupt. Moreover, in those multiprocessor systems in which one of the processors is designated to handle all software system management interrupts, parameters can be passed and a software system management interrupt can be issued by any of the processors of the system. In either scenario, once the processor selected to handle the system management interrupt locates the SMI signature in SMRAM, the SMI handler uses the register contents saved in the SMRAM space associated with the SMI signature.

Although the present disclosure has been described in detail, it should be understood that various changes, substitutions, and alterations can be made hereto without departing from the spirit and the scope of the invention as defined by the appended claims.